- CMP: Chemical Mechanical Planarization/Polishing
- DSL: Dual Stress Liner
- FDSOI: Fully Depleted SOI (Silicon On Insulator)
- ILD: Inter-Level Dielectric
- LOCOS: Local Oxidation od Silicon
- MOSIS: MOS Implementation System
- NRE: Non-Recurring Engineering
- ONO: Oxide-Nitride-Oxide
- SONOS: Silicon-Oxide-Nitride-Oxide-Silicon
- RTNO: Rapid Thermal Nitric Oxide
- SIMT: Single Instruction Multiple Threads
- STI: Shallow Trench Isolation
- SOI: Silicon On Insulator
- SSDOI: Strained Si Directly On Insulator
- SSOI: Strained Si On Insulator
- SGOI: SiGe on Insulator
Glossary
Subscribe to:
Posts (Atom)
Featured Post
Why there is a massive chip shortage in the semiconductor industry?
Potential factors like economic disruption due to COVID-19, working from home, wafer yield issues, and shortage for 200 mm wafer capacities ...
-
In AOT designs, the chip is mostly analog but has a few digital blocks. In DOT designs, the chip is mostly digital but has a few analog bl...
-
Micron Rules: This specifies the layout constraints such as minimum feature sizes and minimum feature separations in terms of absolute dime...
-
In the early days, IC layouts were hand-drawn with pencils on a gridded mylar sheet (polyester film made from stretched polyethylene tereph...
-
Isolation technique to prevent current leakage between adjacent semiconductor device. Hence, prevents latch-up. MOSFET's are also called...
No comments:
Post a Comment