Keywords vs Identifier (Verilog)?

Keywords: Reserved identifiers for the Verilog language constructs. Always in lower-case.

e.g.: module, endmodule, input, output, etc.

Identifiers: Name given to an object so that they can be referenced in the design description.

e.g.: a, b, _test, etc.