Levels of Abstraction in Verilog?

Hardware can be modeled at different levels of abstraction using Verilog.

i.e. Behavioral, RTL (Register-Transfer level), Gate level, Placed cells and route, Switch/Mask