Verilog Module?

The basic unit of logic description which contains all the information required for modeling the hardware.

It starts with the 'module' keyword and end with the 'endmodule' keyword.

Syntax: 

module <module_name> (port declaration);

----------

----------

endmodule